1553-3CP3 - GE INTELLIGENT PLATFORMS 1553-3CP3, MLD-1553 Single function, 1 to 3...
- Part Number:
- 1553-3CP3
- Model Number:
- 1553-3CP3
- Make:
- GE INTELLIGENT PLATFORMS
- Lead Time:
- Available
- Qty In Stock:
- Available
GE INTELLIGENT PLATFORMS 1553-3CP3, MLD-1553 Single function, 1 to 3 channel, dual redundant MIL-STD-1553 interface to the PMC mezzanine. Simple Type: CPU Board
1553-3CP3 is a flexible conduction-cooled interface providing a single function, three channel, dual redundant MIL-STD-1553 interface to the PMC mezzanine. The card architecture provides independent operation as a Bus Controller (BC), Remote Terminal (RT), or dual function Bus Monitor (BM). The 1553-3PC3 interface equips the cPCI bus system with a complete 1553 interface, including a PMC site. This includes 1553A/1553B selections, pointer-driven transmit and receive buffers, extensive programmable event interrupts, and triggers. An available DMA option provides you with the flexibility of using multiple DMAs per message.
For Resellers and High Volume Orders:
Please request a quote to obtain preferred pricing.
Features
- 1 to 3 dual redundant 1553 channels featuring 100% independent operation as a:Bus Controller, 31 Remote Terminals, Bus Monitor.
- Architecture
- Built-In Monitoring
- Bus Controller
- Bus Monitor
- Software Support
Specifications
- 3CP3 Functionality: Bus Controller (BC): BC retry, Major and minor frame timing and message scheduling, Programmable intermessage gap, Programmable delay gaps and null BCblocks, Multiple BC data buffers in a linked liststructure, Programmable RT no-response time-out, Error injection/detection, Multiple DMAs per block, Dual Conditional Branching per block, High and low priority asynchronous message, Built-In monitoring of full message, including response, time stamping and gap, Command and Error Counters, Extensive interrupt events
- Customer Support: Two-year warranty, Extended warranties available, Driver and library upgrades, Many operating systems supported on various platforms
- Inputs/Outputs: Bi-directional external triggers/discretes: Up to 40, External TTL/RS-422: Up to 12, IRIG clock input, Optional IRIG clock output
- Interface Card Specifications: Mechanical - VITA 20-2001 PMC, Maximum power consumption (99% bus activity) - single channel: 3.45W, dual channel: 4.93W, Standard industrial temperature: -40°C to +85°C; <95% rH non-condensing
- Interface Connections: P4 rear I/O connector, Hardware configurable Transformer (Long) or Direct (Short) stub interfacing
- Map Monitoring: Multiple linked buffers for each transmit/ receive subaddress, Mapped buffers read by host processor as time permits, Number of buffers per transmit/receive subaddress is programmable or user definable to account for various host speeds, Multiple DMAs per message, Extensive interrupt events
- PCI Functionality: PCI compliant 33/66 MHz, Up to 266 MB per second maximum transfer rate, 32-bit transfer modes, Multiple Programmable DMA Controllers, On-board firmware storage via Flash memory. User in-system upgradable., Support for 3.3 V PMC bus, NOTE: This card is not designed for and will not function in the PXI or 64-bit cPCI chassis.
- Remote Terminals (RTs): 31 RTs and all subaddresses supported, Transmit/Receive buffers for each subaddress, Multiple RT data buffers in a linked list structure, Programmable RT response time and no response selection, Error injection/detection, Multiple DMAs per message, Built-In monitoring of full message, including response, time stamping and gaps, External RT Address via I/O pins, 1760 Busy bit operation, Autorun/Autoload feature allows the card to automatically start operation from user pre-loaded data structures stored in Flash memory, Data Wrapping feature, Message and Error Counters by RT and Buffer Counter in each buffer, Extensive interrupt events
- Self Test: Power-up test with status register report (Power-up BIT), Initiated Built-In-Test (IBIT), BIT-RAM and encoder/decoder test, Run-time health status monitor/ Continuous BIT (CBIT), Unit Test application for 1553 bus functionality
- Sequential Monitoring: Host driver selected messages are double buffered, Messages time stamped with a 1 µs 48-bit clock or
- Software and Documentation Support: Low-level drivers for most operating systems, Integrated Avionics Library with source code, Borland and Microsoft® C Compilercompatible, Hardware and Integrated Avionics Library documentation included on CD. Hard copy documentation available upon request.
Applications
- None Available
Aliases
- None Available
